

Platform : CMFL_H+N18E-G0

PAGE CONTENT

- | | |
|-----------------------------------|----------------------------------|
| 1. INDEX | 40. +5VA/+3.3VA |
| 2. SYSTEM BLOCK DIAGRAM | 41. +1.0VA_PCH/VCCIO |
| 3. POWER DIAGRAM & SEQUENCE | 42. VCC SW |
| 4. Power Map | 43. +1.2VS/+2.5VS |
| 5. GPIO & SMBUS Block | 44. IMVP8 MP2949AGQKT |
| 6. CPU CFL-H : DDR4 CH-A/CH-B | 45. VCCGT / VCORE |
| 7. CPU SKL-H : PEG/DMI | 46. VCCSA |
| 8. CPU SKL-H : DDI/EDP | 47. GPU N18E GFX-PCIE |
| 9. CPU SKL-H : MISC/CLK/JTAG/CF | 48. GPU N18E FrameBuffer A |
| 10. CPU SKL-H : GND | 49. GPU N18E FrameBuffer B |
| 11. CPU SKL-H : VCC | 50. GPU N18E FrameBuffer C |
| 12. CPU SKL-H : VCCGT/VCCGT_X | 51. GPU N18E FrameBuffer D |
| 13. CPU SKL-H : VCCSA/VCCIO/VDDQ | 52. VRAM Frame Buffer A0 |
| 14. CPU SKL-H : VCCOPC/RSVD | 53. VRAM Frame Buffer A1 |
| 15. PCH SKL-H : SPI | 54. VRAM Frame Buffer B0 |
| 16. PCH SKL-H : DMI/PCIE/USB | 55. VRAM Frame Buffer B1 |
| 17. PCH SKL-H : SATA/PCIE | 56. VRAM Frame Buffer C0 |
| 18. PCH SKL-H : AUDIO/SMBUS/JTAG | 57. VRAM Frame Buffer C1 |
| 19. PCH SKL-H : DDI CONTROL | 58. VRAM Frame Buffer D0 |
| 20. PCH SKL-H : USB3/LPC | 59. VRAM Frame Buffer D1 |
| 21. PCH SKL-H : CLK | 60. GPU N18E PWR NVVDD |
| 22. PCH SKL-H : POWER | 61. GPU N18E FBVDDQ/1V8_AON/GND |
| 23. PCH SKL-H : GSP/UART/I2C | 62. GPU N18E_IPFA_B_C_D_E_F |
| 24. PCH SKL-H : GND/RSVD | 63. GPU N18E NVLINK |
| 25. DDR4 SODIMM-A | 64. GPU N18E GPIO/Thermal/I2C |
| 26. DDR4 SODIMM-B | 65. GPU N18E BIOS/XTAL |
| 27. EDP | 66. GPU N18E STRAP |
| 28. HDMI | 67. POWER N18E NVVDD CONTROLLER |
| 29. Mini DP | 68. POWER N18E NVVDD 3PHASE_1/2 |
| 30. EC IT5571/BIOS/KB_CONN | 69. POWER N18E NVVDD 3PHASE_2/2 |
| 31. PSW/HIGH-SPEED | 70. POWER N18E FBVDDQ CONTROLLER |
| 32. HDD/ODD /MINI CARD | 71. POWER N18E FBVDDQ 2PHASE |
| 33. LAN RTL8118AG | 72. POWER N18E PEX_VDD/1V8_AON |
| 34. CODEC(ALC274-CG)/INT MIC/SPKR | 73. POWER N18E OVR-M |
| 35. EXT_MIC/USB/FAN/G-sen | 74. POWER N18E TGP SENSE |
| 36. EXT USB3.0/Debug port | 75. GPU POWER SEQUENCE |
| 37. TP/USB/TYPEC | 76. History |
| 38. BATT_IN/CHARGER(OZ8690) | |
| 39. DC_IN/TPM/D-Resis/HOLE | |


M/B Schematic Version Change List

[illegible]

Daughter Board Schematic Version Change List


[illegible]


SYSTEM BLOCK DIAGRAM



www.teknisi-indonesia.com

POWER ON SEQUENCE





G5KKN

ITE8528 GPIO	Default Pull/Mode
GPA0 PWR KB GREEN	UP / GPIO
GPA1 P/F LED PWM	UP / GPIO
GPA2 PWR KB BLUE	UP / GPIO
GPA3 PWR KB RED	UP / GPIO
GPA4 PID 1 CHG R LED	UP / GPIO
GPA5 PID 2 PWR LED	UP / GPIO
GPA6 ME KB LED	UP / GPIO
GPA7 Board ID	UP / GPIO
GPB0 PM SLP S4#	UP / GP1
GPB1 PM SLP S3#	UP / GP1
GPB2 GPU_Adaptor In	DN / GP1
GPB3 BAT_SMBCLK	Z / GP1
GPB4 BAT_SMBDAT	Z / GP1
GPB5 H_A2OGATE	Z / GPIO
GPB6 H_RCIIN#	UP / GP1
GPB7 SAFTY PROTECT	DN / GP1
GPC0 LAN PWR	DN / GP1
GPC1 SMBCLK EC	Z / GP1
GPC2 SMBDAT EC	Z / GP1
GPC3 SENBAT V	DN / GPIO
GPC4 FAN enable0	DN / GPIO
GPC5 SYS_PWR0K	DN / GPIO
GPC6 Boost_FAN_EN1	DN / GPIO
GPC7 +1.2VS_ON	UP / GPIO
GPC0 ADAP_IN	UP / GP1
GPC1 PWRBTN#	UP / GPIO
GPC2 FLT_RST#	UP / GP1
GPC3 HGMH_HPD	UP / GP1
GPC4 EC_EXTSMI#	UP / GP1
GPC5 ME_WE#	UP / GPIO
GPC6 FAN0_detect	DN / GPIO
GPC7 FAN1_detect	DN / GPIO
GPE0 LID#	DN / GP1
GPE1 EG_DA	
GPE2 EG_Cycle_start	
GPE3 EG_CLK	
GPE4 PWRSW	UP / GP1
GPE5 LVDS_VIN	DN / GPIO
GPE6 WLAN_ON	DN / GPIO
GPE7 AMP_MUTE#	UP / GPIO
GPF0 PANEL_VCC	UP / GPIO
GPF1 PCH_PWR0K	UP / GP1
GPF2 BT_ON	UP / GPIO
GPF3 Q_key1	UP / GP1
GPF4 TP_CLK	UP / GP1
GPF5 TP_DATA	UP / GP1
GPF6 EC_PECI	UP / GP1
GPF7 RUN_ON	UP / GP1
GPQ0 PANEL_3.3V_ON	Z / GPIO
GPQ1 Reserved for AC re	DN/GPIO/IOV
GPQ2 CPUCORE_ON	Z / GPIO
GPQ6 WEBCAM_ON	Z / GPIO
GPQ0 PM_CLKRUN#	DN/GPI/IO3
GPQ1 PCH_BL_EN	DN/GPIO/IO3
GPQ2 ID_DET	DN/GPI/IO3
GPQ3	DN/GPI/IO3
GPQ4	DN/GPI/IO4
GPQ5	DN/GPI/IO3
GPQ6	DN/GPI/IO4
GPQ0 Boost_FAN_EN	/GPIO/2
GPQ1 PANEL_DETECT	/GPIO/5
GPQ2 PCIE_WAKE#	/GPIO/5
GPQ3 FAN_enable1	/GPIO/5
GPQ4 BAT_I	/GPIO/5
GPQ5 BATT_TEMP	/GPIO/5
GPQ6 Iadapter_I_bat	/GPIO/5
GPQ7 BAT_V	/GPIO/5
GPQ0 EC_BL_ON	/GPIO/5
GPQ1 EC_PROCHOT	/GPIO/5
GPQ2 FAN_CTRL0	/GPIO/5
GPQ3 BATT_VA_OFF#	/GPIO/5
GPQ4 FAN_CTRL1	/GPIO/5
GPQ5 CHG_REF	/GPIO/5
GPQ0 LFC_AD0	/GPIO/5
GPQ1 LFC_AD1	/GPIO/5
GPQ2 LFC_AD2	/GPIO/5
GPQ3 LFC_AD3	/GPIO/5
GPQ4 CLK_EC_LFC	/GPIO/5
GPQ5 LFC_FRAME#	/GPIO/5
GPQ6 INT_SERIRQ	/GPIO/5


EXT EC


ITE8302 GPIO	Default Pull/Mode
GPIO4 EXT_WIFI_ON	UP / GPIO
GPIO5 EC_OVER_NVVD0#	UP / GPIO
GPIO7 Dgpu_RST_EC#_keep	UP / GPIO
GPIO9 SUS_ON	UP / GPIO
GPIO11 CTL3	UP / GPIO
GPIO13 CTL2	UP / GPIO
GPIO18 EXT_Q_key0	UP / GPIO
GPIO23 EXT_Q_key1	UP / GPIO
GPIO22 PWR_USB#	UP / GP1
GPIO24 +1.2VS_ON	UP / GP1
GPIO26 LID1#	DN / GP1
GPIO27 Dgpu_RST_EC#	Z / GP1
GPIO29 PM_RSMRST#	Z / GP1
GPIO31 DGPU_EN_EC_Keep	Z / GPIO
GPIO33 DGPU_EN_EC	UP / GP1
GPIO35 Clear_CMOS	DN / GP1

G5KKN

ITE8528 GPIO	Default Pull/Mode
GPA0 PWR KB GREEN	UP / GPIO
GPA1 P/F LED PWM	UP / GPIO
GPA2 PWR KB BLUE	UP / GPIO
GPA3 PWR KB RED	UP / GPIO
GPA4 PID 1 CHG R LED	UP / GPIO
GPA5 PID 2 PWR LED	UP / GPIO
GPA6 PM_RSMRST#	UP / GPIO
GPA7 Board ID	UP / GPIO
GPB0 PM SLP S4#	UP / GP1
GPB1 PM SLP S3#	UP / GP1
GPB2 GPU_Adaptor In	DN / GP1
GPB3 BAT_SMBCLK	Z / GP1
GPB4 BAT_SMBDAT	Z / GP1
GPB5 H_A2OGATE	Z / GPIO
GPB6 H_RCIIN#	UP / GP1
GPB7 SAFTY PROTECT	DN / GP1
GPC0 LAN PWR	DN / GP1
GPC1 SMBCLK EC	Z / GP1
GPC2 SMBDAT EC	Z / GP1
GPC3 SENBAT V	DN / GPIO
GPC4 FAN enable0	DN / GPIO
GPC5 SYS_PWR0K	DN / GPIO
GPC6 Boost_FAN_EN1	DN / GPIO
GPC7 +2.5VS_ON	UP / GPIO
GPC0 ADAP_IN	UP / GP1
GPC1 PWRBTN#	UP / GPIO
GPC2 FLT_RST#	UP / GP1
GPC3 HGMH_HPD	UP / GP1
GPC4 EC_EXTSMI#	UP / GP1
GPC5 ME_WE#	UP / GPIO
GPC6 FAN0_detect	DN / GPIO
GPC7 FAN1_detect	DN / GPIO
GPE0 LID#	DN / GP1
GPE1 +1.2VS_ON	DN / GP1
GPE2 PWR_USB#	DN / GPIO
GPE3 EXT_WIFI_ON	DN / GPIO
GPE4 PWRSW	UP / GP1
GPE5 LVDS_VIN	DN / GPIO
GPE6 WLAN_ON	DN / GPIO
GPE7 AMP_MUTE#	UP / GPIO
GPQ0 DGPU_EN_EC	UP / GPIO
GPQ1 PCH_PWR0K	UP / GP1
GPQ2 BT_ON	UP / GPIO
GPQ3 Q_key1	UP / GP1
GPQ4 TP_CLK	UP / GP1
GPQ5 TP_DATA	UP / GP1
GPQ6 EC_PECI	UP / GP1
GPQ7 RUN_ON	UP / GP1
GPQ0 PANEL_3.3V_ON	Z / GPIO
GPQ1 Reserved for AC re	DN/GPIO/IOV
GPQ2 CPUCORE_ON	Z / GPIO
GPQ6 WEBCAM_ON/SUS_ON	Z / GPIO
GPQ0 PM_CLKRUN#	DN/GPI/IO3
GPQ1 PCH_BL_EN	DN/GPIO/IO3
GPQ2 ID_DET	DN/GPI/IO3
GPQ3 DGPU_EN_EC_Keep	DN/GPI/IO3
GPQ4 Dgpu_RST_EC#	DN/GPI/IO4
GPQ5 HYB_ON#	DN/GPI/IO3
GPQ6 Clear_CMOS	DN/GPI/IO4
GPQ0 Boost_FAN_EN	/GPIO/2
GPQ1 EC_OVER_NVVD0#	/GPIO/5
GPQ2 PCIE_WAKE#/Dgpu_RST_EC#/RSMRST#	/GPIO/5
GPQ3 FAN_enable1	/GPIO/5
GPQ4 BAT_I	/GPIO/5
GPQ5 BATT_TEMP	/GPIO/5
GPQ6 Iadapter_I_bat	/GPIO/5
GPQ7 BAT_V	/GPIO/5
GPQ0 EC_BL_ON	/GPIO/5
GPQ1 EC_PROCHOT	/GPIO/5
GPQ2 FAN_CTRL0	/GPIO/5
GPQ3 BATT_VA_OFF#	/GPIO/5
GPQ4 FAN_CTRL1	/GPIO/5
GPQ5 CHG_REF	/GPIO/5
GPQ0 LFC_AD0	/GPIO/5
GPQ1 LFC_AD1	/GPIO/5
GPQ2 LFC_AD2	/GPIO/5
GPQ3 LFC_AD3	/GPIO/5
GPQ4 CLK_EC_LFC	/GPIO/5
GPQ5 LFC_FRAME#	/GPIO/5
GPQ6 INT_SERIRQ	/GPIO/5

SMBUS BLOCK








Table 2-13. PCI Express* Bifurcation and Lane Reversal Mapping

Bifurcation	Link Width			CFG Signals			Lanes															
	0:1:0	0:1:1	0:1:2	CFG [6]	CFG [5]	CFG [2]	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16	x16	N/A	N/A	1	1	1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16 Reversed	x16	N/A	N/A	1	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2x8	x8	x8	N/A	1	0	1	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
2x8 Reversed	x8	x8	N/A	1	0	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1x8+2x4	x8	x4	x4	0	0	1	0	1	2	3	4	5	6	7	0	1	2	3	0	1	2	3
1x8+2x4 Reversed	x8	x4	x4	0	0	0	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0

 同方国际信息技术有限公司

Export Processing Zong.No.200 Cenrtal SuHong Road
Suzhou Industrial Park,China
TEL:0512-62829228 <OrgAddr4>

Title

CPU CFL-H : PEG/DMI

Size B


Document Number


GK7MR0R

Rev V1.0


Date: Wednesday, January 15, 2020

Sheet 7 of 76



 Tong Fang(Suzhou)	
Export Processing Zong, No. 200 Central SuHong Road Suzhou Industrial Park, China TEL: 0512-62829228 <OrgAddr4>	
Title CPU CFL-H : DDI/EDP	
Size A	Document Number GK7MR0R
Date: Wednesday, January 15, 2020	Rev V 1.0
Sheet 8 of 76	

B-16 Add pull high for SVID by CPU side



Intel recommends placing test points on the board for CFG pins.

- **CFG[0]:** Stall reset sequence after PCU PLL lock until de-asserted:
 - 1 = (Default) Normal Operation; No stall.
 - 0 = Stall.
- **CFG[1]:** Reserved configuration lane.
- **CFG[2]:** PCI Express* Static x16 Lane Numbering Reversal.
 - 1 = Normal operation
 - 0 = Lane numbers reversed.
- **CFG[3]:** Reserved configuration lane.
- **CFG[4]:** eDP enable:
 - 1 = Disabled.
 - 0 = Enabled.
- **CFG[6:5]:** PCI Express* Bifurcation
 - 00 = 1 x8, 2 x4 PCI Express*
 - 01 = reserved
 - 10 = 2 x8 PCI Express*
 - 11 = 1 x16 PCI Express*
- **CFG[7]:** PEG Training:
 - 1 = (default) PEG Train immediately following RESET# de assertion.
 - 0 = PEG Wait for BIOS for training.
- **CFG[19:8]:** Reserved configuration lanes.

U26F			
A10	VSS_1	VSS_82	AK4
A12	VSS_2	VSS_83	AK5
A16	VSS_3	VSS_84	AL12
A18	VSS_4	VSS_85	AL14
A20	VSS_5	VSS_86	AL33
A22	VSS_6	VSS_87	AL34
A24	VSS_7	VSS_88	AL4
A26	VSS_8	VSS_89	AL7
A28	VSS_9	VSS_90	AL8
A30	VSS_10	VSS_91	AL9
A6	VSS_11	VSS_92	AM1
A9	VSS_12	VSS_93	AM2
AA12	VSS_13	VSS_94	AM3
AA29	VSS_14	VSS_95	AM37
AA30	VSS_15	VSS_96	AM38
AB33	VSS_16	VSS_97	AM4
AB34	VSS_17	VSS_98	AM5
AB6	VSS_18	VSS_99	AN12
AC1	VSS_19	VSS_100	AN29
AC12	VSS_20	VSS_101	AN30
AC2	VSS_21	VSS_102	AN5
AC3	VSS_22	VSS_103	AN6
AC37	VSS_23	VSS_104	AP10
AC38	VSS_24	VSS_105	AP11
AC4	VSS_25	VSS_106	AP12
AC5	VSS_26	VSS_107	AP33
AC6	VSS_27	VSS_108	AP34
AD10	VSS_28	VSS_109	AP8
AD11	VSS_29	VSS_110	AP9
AD12	VSS_30	VSS_111	AR1
AD29	VSS_31	VSS_112	AR13
AD30	VSS_32	VSS_113	AR14
AD6	VSS_33	VSS_114	AR2
AD8	VSS_34	VSS_115	AR29
AD9	VSS_35	VSS_116	AR3
AE33	VSS_36	VSS_117	AR30
AE34	VSS_37	VSS_118	AR31
AE6	VSS_38	VSS_119	AR32
AF1	VSS_39	VSS_120	AR33
AF12	VSS_40	VSS_121	AR34
AF13	VSS_41	VSS_122	AR35
AF14	VSS_42	VSS_123	AR36
AF2	VSS_43	VSS_124	AR37
AF3	VSS_44	VSS_125	AR38
AF4	VSS_45	VSS_126	AR4
AG10	VSS_46	VSS_127	AR5
AG11	VSS_47	VSS_128	AT29
AG13	VSS_48	VSS_129	AT30
AG29	VSS_49	VSS_130	AT6
AG30	VSS_50	VSS_131	AU10
AG6	VSS_51	VSS_132	AU11
AG7	VSS_52	VSS_133	AU12
AG8	VSS_53	VSS_134	AU33
AH12	VSS_54	VSS_135	AU34
AH33	VSS_55	VSS_136	AU6
AH34	VSS_56	VSS_137	AU7
AH35	VSS_57	VSS_138	AU8
AH36	VSS_58	VSS_139	AU9
AH6	VSS_59	VSS_140	AV37
AJ1	VSS_60	VSS_141	AV38
AJ13	VSS_61	VSS_142	AW1
AJ2	VSS_62	VSS_143	AW12
AJ3	VSS_63	VSS_144	AW2
AJ37	VSS_64	VSS_145	AW29
AJ38	VSS_65	VSS_146	AW3
AJ4	VSS_66	VSS_147	AW30
AJ5	VSS_67	VSS_148	AW4
AJ6	VSS_68	VSS_149	U6
W4	VSS_69	VSS_150	V12
W5	VSS_70	VSS_151	V29
Y10	VSS_71	VSS_152	V30
Y11	VSS_72	VSS_153	A14
Y13	VSS_73	VSS_154	AD7
Y14	VSS_74	VSS_155	V6
Y37	VSS_75	VSS_156	W1
Y38	VSS_76	VSS_157	W12
Y7	VSS_77	VSS_158	W2
Y8	VSS_78	VSS_159	W3
Y9	VSS_79	VSS_160	W33
AK29	VSS_80	VSS_161	W34
AK30	VSS_81	VSS_162	

6 OF 13

CFL_H_62_INT_IP_CRB_CFLH

U26G			
AW5	VSS_163	VSS_244	BJ15
AY12	VSS_164	VSS_245	BJ18
AY33	VSS_165	VSS_246	BJ22
AY34	VSS_166	VSS_247	BJ25
B9	VSS_167	VSS_248	BJ29
BA10	VSS_168	VSS_249	BJ30
BA11	VSS_169	VSS_250	BJ31
BA12	VSS_170	VSS_251	BJ32
BA37	VSS_171	VSS_252	BJ33
BA38	VSS_172	VSS_253	BJ34
BA6	VSS_173	VSS_254	BJ35
BA7	VSS_174	VSS_255	BJ36
BA8	VSS_175	VSS_256	BK13
BA9	VSS_176	VSS_257	BK14
BB1	VSS_177	VSS_258	BK15
BB12	VSS_178	VSS_259	BK18
BB2	VSS_179	VSS_260	BK22
BB29	VSS_180	VSS_261	BK25
BB3	VSS_181	VSS_262	BK29
BB30	VSS_182	VSS_263	BK6
BB4	VSS_183	VSS_264	BL13
BB5	VSS_184	VSS_265	BL14
BB6	VSS_185	VSS_266	BL18
BC12	VSS_186	VSS_267	BL19
BC13	VSS_187	VSS_268	BL20
BC14	VSS_188	VSS_269	BL21
BC33	VSS_189	VSS_270	BL22
BC34	VSS_190	VSS_271	BL29
BC6	VSS_191	VSS_272	BL33
BD10	VSS_192	VSS_273	BL35
BD11	VSS_193	VSS_274	BL38
BD12	VSS_194	VSS_275	BL6
BD37	VSS_195	VSS_276	BM11
BD6	VSS_196	VSS_277	BM12
BD7	VSS_197	VSS_278	BM13
BD8	VSS_198	VSS_279	BM14
BD9	VSS_199	VSS_280	BM18
BE1	VSS_200	VSS_281	BM2
BE2	VSS_201	VSS_282	BM21
BE29	VSS_202	VSS_283	BM22
BE3	VSS_203	VSS_284	BM23
BE30	VSS_204	VSS_285	BM24
BE4	VSS_205	VSS_286	BM25
BE5	VSS_206	VSS_287	BM26
BE6	VSS_207	VSS_288	BM27
BF12	VSS_208	VSS_289	BM28
BF33	VSS_209	VSS_290	BM29
BF34	VSS_210	VSS_291	BM3
BF6	VSS_211	VSS_292	BM33
BG12	VSS_212	VSS_293	BM35
BG13	VSS_213	VSS_294	BM38
BG14	VSS_214	VSS_295	BM5
BG37	VSS_215	VSS_296	BM6
BG38	VSS_216	VSS_297	BM7
BG6	VSS_217	VSS_298	BM8
BH1	VSS_218	VSS_299	BM9
BH10	VSS_219	VSS_300	BN12
BH11	VSS_220	VSS_301	BN14
BH12	VSS_221	VSS_302	BN18
BH14	VSS_222	VSS_303	BN2
BH2	VSS_223	VSS_304	BN20
BH3	VSS_224	VSS_305	BN21
BH4	VSS_225	VSS_306	BN24
BH5	VSS_226	VSS_307	BN29
BH6	VSS_227	VSS_308	BN30
BH7	VSS_228	VSS_309	BN31
BH8	VSS_229	VSS_310	BN34
BH9	VSS_230	VSS_311	P38
T2	VSS_231	VSS_312	P6
T3	VSS_232	VSS_313	R12
T33	VSS_233	VSS_314	R29
T34	VSS_234	VSS_315	AY14
T4	VSS_235	VSS_316	BD38
T5	VSS_236	VSS_317	R30
T7	VSS_237	VSS_318	T1
T8	VSS_238	VSS_319	T10
T9	VSS_239	VSS_320	T11
U37	VSS_240	VSS_321	T12
U38	VSS_241	VSS_322	T13
U39	VSS_242	VSS_323	T14
BJ12	VSS_243	VSS_324	
BJ14			

7 OF 13


CFL_H_62_INT_IP_CRB_CFLH






U26H			
BN4	VSS_325	VSS_409	F15
BN7	VSS_326	VSS_410	F17
BP12	VSS_327	VSS_411	F19
BP14	VSS_328	VSS_412	F2
BP18	VSS_329	VSS_413	F21
BP21	VSS_330	VSS_414	F23
BP24	VSS_331	VSS_415	F25
BP25	VSS_332	VSS_416	F27
BP26	VSS_333	VSS_417	F29
BP29	VSS_334	VSS_418	F3
BP33	VSS_335	VSS_419	F31
BP34	VSS_336	VSS_420	F36
BP7	VSS_337	VSS_421	F4
BR12	VSS_338	VSS_422	F5
BR14	VSS_339	VSS_423	F8
BR18	VSS_340	VSS_424	F9
BR21	VSS_341	VSS_425	G10
BR24	VSS_342	VSS_426	G12
BR25	VSS_343	VSS_427	G14
BR26	VSS_344	VSS_428	G16
BR29	VSS_345	VSS_429	G18
BR34	VSS_346	VSS_430	G20
BR36	VSS_347	VSS_431	G22
BR7	VSS_348	VSS_432	G23
BT12	VSS_349	VSS_433	G24
BT14	VSS_350	VSS_434	G26
BT18	VSS_351	VSS_435	G28
BT21	VSS_352	VSS_436	G4
BT24	VSS_353	VSS_437	G5
BT26	VSS_354	VSS_438	G6
BT29	VSS_355	VSS_439	G8
BT32	VSS_356	VSS_440	G9
BT5	VSS_357	VSS_441	H11
C11	VSS_358	VSS_442	H12
C13	VSS_359	VSS_443	H18
C15	VSS_360	VSS_444	H22
C17	VSS_361	VSS_445	H25
C19	VSS_362	VSS_446	H32
C21	VSS_363	VSS_447	H35
C23	VSS_364	VSS_448	J10
C25	VSS_365	VSS_449	J18
C27	VSS_366	VSS_450	J22
C29	VSS_367	VSS_451	J25
C31	VSS_368	VSS_452	J32
C37	VSS_369	VSS_453	J33
C5	VSS_370	VSS_454	J36
C8	VSS_371	VSS_455	J4
C9	VSS_372	VSS_456	J7
D10	VSS_373	VSS_457	K1
D12	VSS_374	VSS_458	K10
D14	VSS_375	VSS_459	K11
D16	VSS_376	VSS_460	K2
D18	VSS_377	VSS_461	K3
D20	VSS_378	VSS_462	K38
D22	VSS_379	VSS_463	K4
D24	VSS_380	VSS_464	K5
D26	VSS_381	VSS_465	K7
D28	VSS_382	VSS_466	K8
D3	VSS_383	VSS_467	K9
D30	VSS_384	VSS_468	L29
D33	VSS_385	VSS_469	L30
D6	VSS_386	VSS_470	L33
D9	VSS_387	VSS_471	L34
E34	VSS_388	VSS_472	M12
E35	VSS_389	VSS_473	M13
E38	VSS_390	VSS_474	N10
E4	VSS_391	VSS_475	N11
E9	VSS_392	VSS_476	N12
N3	VSS_393	VSS_477	N2
N33	VSS_394	VSS_478	BT8
N34	VSS_395	VSS_479	BR9
N4	VSS_396		
N5	VSS_397	VSS_A3	A3
N6	VSS_398	VSS_A34	A34
N7	VSS_399	VSS_A4	A4
N8	VSS_400	VSS_B3	B3
N9	VSS_401	VSS_B37	B37
P12	VSS_402	VSS_BR38	BR38
P37	VSS_403	VSS_BT3	BT3
M14	VSS_404	VSS_BT35	BT35
M6	VSS_405	VSS_BT36	BT36
N1	VSS_406	VSS_BT4	BT4
F11	VSS_407	VSS_C2	C2
FT3	VSS_408	VSS_D38	D38

8 OF 13


CFL_H_62_INT_IP_CRB_CFLH

 Tong Fang(Suzhou) 同方国际信息技术有限公司 Export Processing Zone, No. 200 Central Suzhou Industrial Park, China TEL: 0512-62829228 <OrgAddr4>		Title CPU CFL-H : GND	
		Size Custom	
Date: Wednesday, January 15, 2020		Sheet 10 of 76	
Document Number GK7MR0R		Rev V 1.0	






571391_CFL_PDG_V0.71
VCCGT
Under CPU
10 x 0402 10uF
12 x 0201 1uF
Near CPU
3 x 0805 47uF
7 x 0603 22uF









VSSGT_SENSE 44
VCCGT_SENSE 44

CFL_H_62_INT_IP_CRB_CFLH





CFL_H_62_INT_IP_CRB_CFLH


www.teknisi-indonesia.com



571391_CFL_PDG_V0.71	VCCST
VCCSA	Under CPU
7 x 0402 10uF	1 x 0201 1uF
1 x 0201 1uF	
Near CPU	VCCSTG
2 x 0805 47uF	Under CPU
2 x 0603 22uF	1 x 0201 1uF
VDDQ	VCCPLL
4 x 0603 22uF	Under CPU
11 x 0402 10uF	1 x 0201 1uF
VCCIO	VCCPLL_OC
3 x 0402 10uF	Under CPU
3 x 0402 N/A	2 x 0201 1uF




Tong Fang(Suzhou)	
同方国际信息技术有限公司	
Export Processing Zone, No.200 Central SuHong Road	
Suzhou Industrial Park, China	
TEL:0512-62829228 <OrgAddr>	
Title	
CPU CFL-H : VCCSA/VCCIO/VDDQ	
Size	Document Number
B	GK7MR0R
Date:	Wednesday, January 15, 2020
Sheet	13 of 76
Rev	V1.0




<div><div> 同方国际信息技术有限公司</div><div>Tong Fang(Suzhou)</div><div>Export Processing Zone, No. 200 Central SuHong Road Suzhou Industrial Park, China TEL: 0512-62829228 <OrgAddr4></div></div>			
Title CPU CFL-H : TRIG/RSVD			
Size B	Document Number GK7MR0R		Rev V 1.0
Date:	Wednesday, January 15, 2020	Sheet 14	of 76

BBS_BIT0 - BIOS BOOT STRAP BIT 0		
BOOT BIOS STRAP		
BBS_BIT1	BBS_BIT0	BOOT BIOS LOCATION
0	0	LPC
0	1	RESERVED(NAND)
1	0	
1	1	SPI




Tong Fang(Suzhou)
 同方国际信息技术有限公司
 Export Processing Zone, No. 200 Central Suzhou Road
 Suzhou Industrial Park, China
 TEL: 0512-62829228 <OrgAddr4>

Title PCH CFL-H : SPI		
Size A	Document Number GK7MR0R	Rev V 1.0
Date: Wednesday, January 15, 2020	Sheet 15	of 76



USB2.0 Configuration Table	
USB1	TYPE-C Port
USB2	CardReader on USB3.0 DB
USB3	N/A
USB4	USB3.0 Port1 on USB3.0 DB
USB5	TYPE-C Port
USB6	ME Keyboard CONN
USB7	N/A
USB8	N/A
USB9	USB3.0 Port2 on USB3.0 DB
USB10	N/A
USB11	USB3.0 Port1 on USB3.0 DB
USB12	USB2.0 PORT on Audio DB
USB13	Web Camera
USB14	Bluetooth

USB OC Configuration Table	
OC0	TYPE_C_OC#
OC1	N/A
OC2	USB3.0 DB
OC3	AUDIO_USB DB
OC4	N/A
OC5	N/A
OC6	N/A
OC7	N/A

**Tong Fang(Suzhou)**

Export Processing Zong, No.200 Central SuHong Road
Suzhou Industrial Park, China
TEL:0512-62829228 <OrgAddr4>

Title

PCH CFL-H : DMI/USB2.0

Size

Document Number

Rev

Custom

GK7MR0R

V 1.0

Date:


Wednesday, January 15, 2020


Sheet

16


of

76






TYPE-C



USB3.1 PORT3





USB3.1 PORT1



USB3.1 PORT2





TYPE-C



USB3.0 Configuration Table

USB3_1	TYPE-C
USB3_2	N/A
USB3_3	TYPE-C
USB3_4	N/A
USB3_5	USB3.0 Port2
USB3_6	USB3.0 Port1
USB3_7	N/A
USB3_8	N/A
USB3_9	No Function
USB3_10	No Function

Change +3.3V to 3VS in order to prevent leakage to +3.3V under S3
RC_IN : VSTBY power plane in EC




Tong Fang(Suzhou)
同方国际信息技术有限公司
Export Processing Zone, No.200 Central SuHong Road
Suzhou Industrial Park, China
TEL:0512-62829228 <OrgAddr4>


PCH CFL-H : USB3.0/LPC

Size: Custom Document Number: **GK7MR0R** Rev: V 1.0

Date: Wednesday, January 15, 2020 Sheet: 20 of 76



GPP_B22/GSPI1_MOSI (IPD)	Boot BIOS Strap Bit	GPP_B18/GSP10_MOSI (IPD)	No Reboot
0(weak internal pull down)	SPI	0	Disable "No Reboot" mode (Default)
1	LPC	1	Enable "No Reboot" mode



XTAL
0:38.4MHz (weak internal pull down)
1:24MHz

CNVi
0:CNVi enable
1:CNVi disable

VCCSPI
0:VCCSPI 3.3V (weak internal pull down)
1:VCCSPI 1.8V

Tong Fang(Suzhou)

同方国际信息技术有限公司

Export Processing Zong.No.200 Cenrtal SuHong Road

Suzhou Industrial Park,China

TEL:0512-62829228

<OrgAddr4>

Title

PCH CFL-H:GSP1/UART/I2C/CNVi

Size

B

Document Number

GK7MR0R

Date:




Wednesday, January 15, 2020












Sheet

22 of 76

Rev

V1.0










HDMI CONN




HDMI 2.0 Max =18Gbps, 4K resolution at 60Hz

HDMI R2.0 670MHz NV Supported
HDMI R1.4 340MHz Intel Supported







Title		HDMI	
Size	Document Number	GK7MR0R	
B			
Date:	Wednesday, January 15, 2020	Sheet	28 of 76


```
MINI DP port1
```




MINI DP port2




 同方国际信息技术有限公司		Tong Fang(Suzhou) Export Processing Zone, No.200 Central SuHuang Road Suzhou Industrial Park, China TEL: 0512-62829228 <OrgAdd4>	
Title <div style="border: 1px solid black; padding: 5px; text-align: center;"> Mini DP </div>			
Size Custom	Document Number <div style="border: 1px solid black; padding: 5px; text-align: center;"> GK7MR0R </div>	Rev V 1.0	
Date: Wednesday, January 15, 2020		Sheet 29 of 78	

POWER DB CONN.




PWR SW




 Tong Fang(Suzhou) 同方国际信息技术有限公司 Export Processing Zong, No.200 Central SuHong Road Suzhou Industrial Park, China TEL:0512-62829228 <OrgAddr4>		A
Title PSW/PWR DB CON		
Size A	Document Number KG7MR0R	Rev V 1.0
Date: Wednesday, January 15, 2020		Sheet 31 of 76


SATA-HDD





M.2 WIFI




WLAN







M.2 SSD






CODEC-ALC274

U104 +5V0
P102 +1.8V0
U106 +3.3V0




AMP-ALC1306



+3.3V0
+1.8V0



INT_SPEAKER




EXT MIC / EXT LINE IN / EXT USB JACK




FAN CONTROLLER 0


FAN CONTROLLER 1




UART debug port



ESPI debug port





USB3.0 DB CONN.




[illegible]

The schematic diagram illustrates the USB3.0 interface circuit for the A2-5B module. It shows the connection between the USB3.0 ports on the A2-5B module and the USB3.0 ports on the EM5213J-30 module. Key components include the USB3.0 PHY (EM5213J-30), the USB3.0 controller (BD-WCM2012F2SF-900T04-90), and the USB3.0 connector (X3642). The diagram also shows the connection to the USB3.0 ports on the A2-5B module, including the USB3.0 TX+, TX-, RX+, and RX- signals. The diagram is labeled with various component values and pin numbers, and includes a note about the USB3.0 interface being a high-speed signal.






Battery Voltage Detect




Charge / Discharge Detect




BAT_I	ICBG (0.0876V/1A)
2.0225V	4A
1.8473V	2A
1.7597V	1A
1.672V	0A
1.5844V	-1A
1.4968V	-2A
1.3216V	-4A
1.1464V	-6A
0.9712V	-8A
0.796V	-10A

DC IN




B-18 Changed PCB footprint for hole size and update symbol

N-9 Add test point




Discharge Resistor




HIGH-SPEED CAP



For RF solution




PCB HOLE




THERMAL HOLE






5VA Converter





3.3VA Converter



1.05VA Converter





**Tong Fang(Suzhou)**
同方国际信息技术有限公司


Export Processing Zong, No.200 Cenrtal SuHong Road
Suzhou Industrial Park, China
TEL:0512-62829228 <OrgAddr4>

Title VCC SW		
Size A	Document Number GK7MR0R	Rev V 1.0
Date: Wednesday, January 15, 2020	Sheet 42	of 76


1.2VS/VTT/2.5VS

N-2 JP9 Del1

11/19




Tong Fang(Suzhou)	
同方国际信息技术有限公司	
Export Processing Zone, No.200 Central SuHong Road	
Suzhou Industrial Park, China	
TEL:0512-62829228	
<OrgAddr>	
Title	
+1.2VS/+2.5VS	
Size	Document Number
B	GK7MR0R
Date:	Wednesday, January 15, 2020
Sheet	43 of 76
Rev	V1.0



VCCCORE

Vcore:0.55~1.52V Vboot:0V
Core: Iccmax=128A(H62)/140A(H82)
Core: (TDC) IPL2=60A(4+2)/80A(6+2)/86A(8+2)
FSW:600KHz
di(IccMax transient)/dt:91A@65ns for H62
Overshoot: 200mV@30ns
IMVP8 Domain Address HEX:00h
LL:1.8m ohm
Slew Rate=200mV/us & 90mV/us
PL2/PL4=90W/130W(H62)
PL2/PL4=107W/163W(H82)

High side
Rds(on) TYP:10.5mohm
Low side
Rds(on) TYP:3.7mohm
MP86910B
ITDC:20A
ICCMAX:35A



Tong Fang(Suzhou)
Export Processing Zong.No.200 Cenrtal SuHong Road
Suzhou Industrial Park,China
TEL:0512-62829228 <OrgAddri4>

VCCORE	
Size B	Document Number GK7MR0R
Date: Wednesday, January 15, 2020	Sheet 45 of 76

```


VGT:0.55V~1.52V      Vboot:0V
GT:  Iccmax=55A
GT:  TDC=25A
FSW:600KHz
di(IccMax transient):39A
dt(Slew time for the di
IMVP8 Domain Address HEX
LL:2.65m ohm


```





```
VCCSA:0.55~1.52V   Vboot:1.05V
VCCSA:  Iccmax=11.1A
VCCSA:   TDC=10A
FSW:600KHz
di(IccMax  transient):3A
dt(Slew time for the di step):200ns
IMVP8 Domain Address HEX:02h
LL:10m ohm +3.3V
```


























Weiling 0904
Delete unsued FBD partition

同方国际信息技术有限公司			
Title			
51_GPU N18E Frame Buffer D			
Size	Document	Number	Rev
Custom		GK7MR0R	V 1.0
Date:	Wednesday, January 15, 2020	Sheet	51 of 76


















MEM_FBC[31_0]






www.teknisi-indonesia.com


Weiling 0904
Delete VRAM due to G1
only supporting 192bits



 同方国际信息技术有限公司			
Title			
58_VRAM Frame Buffer D0			
Size	Document	Number	Rev
Custom	GK7MR0R		V 1.0
Date:	Wednesday, January 15, 2020		Sheet 58 of 76



MEM_FBC[63_32]


Weiling 0904
Delete VRAM due to G1
only supporting 192bits


 同方国际信息技术有限公司			
Title			
59_VRAM Frame Buffer D1			
Size	Document	Number	Rev
Custom	GK7MR0R		V 1.0
Date:	Wednesday, January 15, 2020		Sheet 59 of 76



N18E-G3	
NVHS RX/TX	N/A

同方国际信息技术有限公司			
Title			
63_GPU N18E NVLINK			
Size A	Document Number		Rev
	GK7MR0R		V 1.0
Date:	Wednesday, January 15, 2020		Sheet 63 of 76





LEVEL	Voltage (V)		
	Min	Normal	Max
H	1.5	1.8	1.854
M	0.5	0.9	1.3
L	0	0	0.3
Invalid	1.3V<pin voltage<1.5V		
	0.3V<pin voltage<0.5V		

Table 11.4 FS_OVERT* Strap Enablement

Strap Pins see Note			FS_OVERT* Function
ROM_SO	ROM_SI	ROM_SCLK	
L	L	L	FS_OVERT* function ENABLED
L	L	H	FS_OVERT* function DISABLED (Reserved; do not configure)
all other configurations			(Invalid; do not configure)

Note that configurations other than the two listed in Table 11.4 must be avoided, as otherwise damage to strap inputs may result.


For N18x GPUs the hardware (on-PCB) SOR_EXPOSED straps are redacted; ROM_SO, ROM_SI and ROM_SCLK straps are no longer provided. The register-based method for configuring audio for display links is the only method provided. This method is implemented in VBIOS settings.

Based on RVL_07916_001_V10 JUNE 2017

GDDR5						
Density	Vendor	Part Number	Strap	Strap 2	Strap 1	Strap 0
8Gb	Samsung	K4280325BC-HC14 C-die	0X0	L	L	L
8Gb	Micron	MT61K256M32JE-14:A A-die	0X1	L	L	H
8Gb	Hynix	H56C8H24MJR-S4C M-die	0X2	L	H	L
4Gb	Samsung		0X7	H	H	H
4Gb	Hynix		0X6	H	H	L
4Gb	Micron					

POWER

1.25V/1.35V
1.25V/1.35V
1.25V/1.35V N18E-G2 only



- **SMB_ALT_ADDR Enable:** This strap function allows an alternate SMBus address to be configured, so that graphics circuits with multiple GPUs can have separate SMBus connections for each GPU. In dual GPU configurations, use of the alternate address on one GPU (by setting this function to '1') avoids conflicts between the two GPUs on an SMBUS port. The "SMB_ALT_ADDR disabled" setting ('0') is correct for single-GPU graphics circuits.
- **DEVID_SEL:** NVIDIA defines an original and a re-brand Device ID on a per-GPU basis. This Device ID Select strap function allows selection between the original PCIe Device ID defined for the GPU (via a function setting of '0'), and the alternate "re-brand" Device ID defined for the GPU (via a function setting of '1').
- **PCIE_CFG:** This function sets electrical characteristics of PCIe lanes, in particular signal amplitude (swing). A setting of '0' selects normal (full) signal swing. N18x graphics circuits should strap for this setting. (A setting of '1' designates reduced signal amplitude, available if special concerns require. Consult NVIDIA for guidance.)
- **VGA_DEVICE:** This strap function is used to report the graphics circuit either as a 3D device (class code 302, designated by a setting of '0' for this strap) or as a VGA device (class code 300, designated by a setting of '1') to the host system. The 3D Device (class code 302, strap='0') setting is correct for most MS-Hybrid notebook GeForce graphics circuits (consult NVIDIA for details on proper bit setting for MS-Hybrid solutions).

Strap5,4,3 LLH
1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE
1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL
1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER
1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE

同方国际信息技术有限公司

Title

66_GPU N18E STRAP

Size A

Document Number

GK7MR0R




Rev V 1.0

Date: Wednesday, January 15, 2020


Sheet 66 of 76

Del Q16, Q21


PEX_VDD SW




1.8VA




1V8_AON/1.8V




1V8_MAIN/1V8_FP_FUSE_GPU





1V8_AON_Discharge




1V8_MAIN_Discharge








 同方国际信息技术有限公司			
Title			
74_POWER N18E TGP SENSE			
Size A	Document Number		Rev
	GK7MR0R		V 1.0
Date:	Wednesday, January 15, 2020		Sheet 74 of 76

DGPU POWER SEQUENCE



POWER UP sequence is required:1.8V AON->1.8V MAIN->NVVDD->/PEX DVDD->FBVDDQ_MEM

- 1.The ramp time for any rail must be more than 40us and is recommended to be less than 2ms.
- 2.Delay From GPU_1.8VMAIN_EN to PEX_DVDD/PG PEX_VDD) must NOT exceed 4ms.
- 3.Delay From 1.8V_AON to PEX_DVDD/PG PEX_VDD) must NOT exceed 20ms.
- 4.The ramp-up overshoot should not exceed the silicon reliability limit voltage
- 5.Power up NVVDD must be 90% before PEX_DVDD and NVVDDs can start ramp up.
- 6.Power up 1.8V_AON must be 90% before NV 3.3V ramp up.
- 7.All 3.3V devices that connect to the GPU must be powered after 1.8V_AON ; GPU can't have any 3.3V leakage path before 1.8V_AON present.
- 8.FBVDDQ.USB_VPP and 1.8_AON don't need power cycle for GC6

POWER DOWN sequence is required

- 1.PEX_DVDD must ramp down before NVVDD.
- 2.The propagation delay between GPU_1.8VMAIN_EN and the NVVDD EN pin needs to be less than 1ms during both power down.
- 3.For GDDR6,VPP must be equal to or higher than FBVDDQ at all time ; use gate logic and discharge circuit as needed.
- 4.All 3.3V devices that connect to the GPU must be ramp down before +1.8V_AON; GPU can't have any 3.3V leakage path after +1.8V_AON and +1.8V_MAIN power down.
- 5.Power down PEX DVDD must be less than 10% before NVVDD can start ramp down.
- 6.Power down NV 3.3V must be less than 10% before +1.8V_AON can start ramp down.

Revision History

VA TO VB Date: 2019/11/25

PCB Version: B PCB P/N XXXX

No.	Modify Item	Modify Details	Schematic/Layout/BOM Change	Page
1	B1-Exchanged HPD of DDS IC CH1&CH2 for IGPU&dGPU	U1914 Pin3&Pin13	Schematic&Layout	27
2	B2-SPEAKER no sound	R4273 unstuff	Schematic&BOM	35
3	B3- eSPI&LPC strapping pin	R112 stuff	Schematic&BOM	18
4	B4- Revised Vcore_VIN	Add B42,B43	Schematic&BOM	45
5	B5- Changed U3 for new material	U3 value (MP2949 to MP2979)	Schematic&BOM	44
6	B-6 Changed value	C4034,C4035 value	Schematic&BOM	54
7	B-7 Changed value	C3961,C3962 value	Schematic&BOM	52
8	B-8 Changed value	C1 value	Schematic&BOM	57
9	B-9 Changed PWR_USB# to DGPU_PWR_ON for DB_THERMISTOR	Layout	Schematic&Layout	44
10	B-10 Moved PWR_USB# to EC GPG2 pin for DB_THERMISTOR	Layout	Schematic&Layout	30
11	B-11 Changed DGPU_PWR_ON to DB_THERMISTOR	Layout	Schematic&Layout	30
12	B-12 Changed PWR_USB# pull up to DB_THERMISTOR pull up	Layout	Schematic&Layout	30
13	B-13 Add DB_THERMISTOR signal	Add R4337	Schematic&Layout&BOM	35
14	B-14 Changed PANEL_3.3V_ON to LCD_VCC_EN_Rcieve	Layout	Schematic&Layout	30
15	B-15 Add LCD_VCC_EN_Rcieve for EC	Layout	Schematic&Layout	27
16	B-16 Add pull high for SVID by CPU side	Add R4378,R4379,R4380, C5036	Schematic&Layout&BOM	9
17	B-17 Changed CD4148WTN_0603 to BAT54WS(SOD323)	D54	Schematic&Layout&BOM	70
18	B-18 Changed pcb footprint and update symbol	CNDCIN1	Schematic&Layout	39
19	B-19 Unstuff	R4354, R4355 unstuff	BOM	70
20	B-20 Add JP for VIN_VCCSA	Add B44,B45	Schematic&Layout	46
21	B-21 Changed value for DB_THERMISTOR	Changed R3551	BOM	30
22	B-22 Revised R & C for MP2979	Changed R529,C155,R530,C156,C157,R534,R548,R553	BOM	44
23	B-23 Changed value	Changed C157 (56pF to 68pF)	BOM	44

Revision History

VB TO VB1 Date: 2019/12/26

PCB Version: B1 PCB P/N XXXX

No.	Modify Item	Modify Details	Schematic/Layout/BOM Change	Page
1	B1-1_Add capacitor for DDS AUXP&N solved non-DDS LG panel no display	C5037,C5038	Schematic&BOM&Layout	27
2	B1-2_ Change R733 value for DB thermistor	R733(10K to 47K)	Schematic&BOM	30
3	B1-3_ Change R3551 value	R3551(47K to 10K)	Schematic&BOM	30
4	B1-4_Changed power plane 1V8_AON to +3.3V_LCD for pull up	R4354,R4355	Layout	64
5	B1-5_Changed C443 value for ME interference	C433(to EEEHS1E330L)	BOM	45
6	B1-6_Changed U1908 PCB footprint	U1908	Schematic&Layout	72

VB1 TO V1.0 Date: 2020/01/08

PCB Version: 1.0 PCB P/N XXXX

No.	Modify Item	Modify Details	Schematic/Layout/BOM Change	Page
1	N-1_ Stuff for Turbo LED lighter	R210,R318 stuff	Schematic&BOM	31
2	N-2_ Cancel Jumper	JP9 cancel	Schematic&Layout	43
14	N-3_ Cancel Jumper	JP7 cancel	Schematic&Layout	41
15	N-4_ Cancel Jumper	JP8 cancel	Schematic&Layout	41
16	N-5_ Cancel Jumper	JP4 cancel	Schematic&Layout	72
17	N-6_ Cancel Jumper	JP5 cancel	Schematic&Layout	40
18	N-7_ Cancel Jumper	JP6 cancel	Schematic&Layout	40
19	N-8_ Removed B44&B45	B44,B45 cancel	Schematic&Layout&BOM	46
20	N-9_ Add TestPoint	Add TP1927 ... TP1933 on the TOP size	Schematic&Layout	39
21	N-10_ Add Capacitor for DDS edp output	Add C5039..... C5046	Schematic&Layout&BOM	27
22	N-11_ Add pull down R for PCH GPIO	Add R4381	Schematic&Layout&BOM	22
23				